The behavior of the barrier height of the SiC/SiO 2 interface has been investigated over a wide temperature range, from 173 K to 523 K. These data complement the literature, providing a better knowledge of this parameter, which was studied only over a more restricted temperature range, and never before for low temperatures. It is highlighted that the measured samples exhibit a barrier height temperature dependence very near to the theoretical one (≈−0.7 meVK −1 ). Beyond 473 K, the barrier height seems to drop faster for some samples, reaching ≈−1.4 meVK −1 . If this faster decreasing rate is maintained for higher temperatures, it could limit 4H-SiC MOSFETs performances or reliability for high-temperature applications. It is expected that the data provided here will allow for more accurate modeling of the gate current and the charge injection in the oxide layer of power MOSFETs, leading to more reliable predictions of the oxide lifetime for 4H-SiC MOSFETs.
conduction band of the dielectric (FN tunnel injection). Otherwise, carriers will cross the entire oxide thickness (DT injection). Both mechanisms are depicted in Fig. 1 , together with the Schottky and Poole-Frenkel (PF) phenomena. The Schottky or thermionic conduction is a temperatureenhanced mechanism, as can be deduced from (1) ; with sufficient thermal energy, electrons can overcome the energy barrier between the semiconductor and the dielectric conduction bands. Boige et al. [3] showed (in SiC power MOSFETs) that this carrier transport phenomenon only becomes predominant for temperatures above 700 K
Moreover, it is well known that for dielectrics (SiO 2 ) thicker than 5 nm, the FN tunnel injection is predominant over direct tunneling [4] . This is the case for the oxide layer of SiC power MOSFETs. Therefore, the FN tunneling is expected to be the main transport mechanism encountered in the present work. FN current density ((2)) can be calculated depending on the temperature (T , [ K] ) and the electric field in the oxide (F ox , [ V·m −1 ]) when a degenerate semiconductor is used as emitter electrode, using the tunnel transparency T (F ox , E) and assuming that electron behavior in the emitter can be described 0018-9383 c 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
by a 3-D Fermi gas [5] , [6] 
Lenzlinger and Snow [7] introduced the zero temperature approximation of (2) at 0 K, which is the most commonly used expression of J FN in the literature. This yields
The value of m ox is m ox = 0.42 · m 0 [7] , where m 0 is the free electron mass and m SiC = 0.29·m 0 [8] . The barrier height b is expressed in eV. Other types of carrier transport have to be taken into account, in particular, bulk-limited mechanisms. Recently, Sometani et al. [9] stated that the PF effect could become the governor transport mechanism for temperatures above 300 K due to "the existence of carbon-related defects and/or oxygen vacancy defects." PF is a trap-assisted mechanism ((6), where φ t is the barrier height from the trap states and C is a constant) enhanced by temperature and electric field. This describes (see Fig. 1 ) how the trapped electrons can be detrapped by both thermal and electric-field excitations, reaching the conduction band of the dielectric. In this work, the apparition of this phenomenon has been ruled out; further details are given in Section III
Even if most publications [10] [11] [12] [13] [14] use (4) to estimate the FN current, this model shows some limitations, as stated by Pananakakis et al. [5] for the temperatures above 523 K in silicon devices. This is obvious because most of the parameters, such as the band gap (and therefore, the barrier height) or the SiO 2 and Si (SiC) effective masses are, in reality, temperature-dependent [15] , [16] . For this reason, we limited our measurements to 523 K.
Si/SiO 2 interfaces have been largely studied, and the barrier height dependence on temperature has been discussed in many articles [5] , [17] , [18] . Much fewer articles address the 4H-SiC/SiO 2 interfaces, and they only investigate it over a limited temperature range [10] , [12] [13] [14] , [19] .
Agarwal et al. [14] extracted b at 298 K, 423 K, and 598 K for MOS capacitors fabricated with 4H-SiC and 6H-SiC polytypes from current-voltage (IV) measurements on the gate. These were then fit by a classic FN current model [6] , [7] . They reported that the SiC/SiO 2 barrier height is more dependent on temperature than the Si/SiO 2 interface, which shows more stable values. On the contrary, Kimoto and Cooper [20] reported a better thermal stability of the SiC/SiO 2 interface. The value obtained [14] for the "effective" barrier height ( eff ) at 298 K (2.43 eV) was noticeably lower than the theoretical one (2.7 eV). Other authors, such as Waters and Zeghbroeck [10] , found even lower values [10] ( eff = 1.92 eV at room temperature). The barrier height b is often renamed eff , the effective barrier height. However, eff can be different from the theoretical b due to the uncertainties on the effective masses of carriers, presence of interface traps, or other factors, such as oxide nonhomogeneities.
In 2010, Yu et al. [11] extracted eff = 2.57 eV at 296 K and 2.36 eV at 473 K in MOS capacitors. In 2011, Le-Huu et al. [19] published, to the best of our knowledge, the most complete study on the SiC/SiO 2 barrier height so far. They estimated barrier height values ranging from eff = 2.68 eV at 298 K to eff = 2.42 eV at 523 K (see Table I ). More recently (in 2018), a study [13] on Wolfspeed's 4H-SiC, 1200-V, Gen3 N-MOSFETs reported a eff = 2.83 eV at 423 K.
The noticeable differences between the reported barrier height values can, in particular, be explained by the presence of trapped charges at the interface (interface states) or in the vicinity of the interface in the oxide (oxide border traps or near interface traps) [21] . Thus, the values closer to the theoretical one (2.7 eV) suggest an improvement in the oxide interface quality.
Regarding reliability, the higher band gap of SiC (compared to Si, see Fig. 2 ), instead of being an advantage, can paradoxically become one of its main drawbacks [23] . Indeed, a greater band gap allows blocking higher voltages. However, at the same time, the FN tunnel injection in the oxide of SiC MOSFETs is stronger due to the lower barrier height between SiC and SiO 2 . As it is well known [24] , the FN tunnel injection [11] , [13] , [14] , [19] is one of the main reliability issues in SiC MOSFETs, and this phenomenon becomes more intense as the temperature increases because the barrier height decreases [14] . Moreover, the presence of the occupied interface states might also contribute to decreasing the barrier height further. Therefore, the reliability of the oxide may be seriously compromised [23] . This is especially important regarding the high-temperature use of SiC MOSFETs [24] , contrarily to what many authors initially expected [25] . However, this topic is not closed. Recent improvements [26] , [27] in the manufacturing process of SiC MOSFETs have led to an important reduction in the density of defects at the SiC/SiO 2 interface. For example, Yu et al. [11] estimated lifetimes of up to 100 years at 4 MV cm −1 on SiC MOS capacitors, for temperatures up to 648 K. Other operating conditions, in particular, short-circuit and avalanche operation modes [28] , may involve FN tunnel injection or the Schottky emission. Indeed, when operating under these conditions, a lot of energy is dissipated in the device over a short period of time, causing a great increase of temperature in the oxide, favoring gate current increase. This is evidenced by Chen et al. [29] , who observed an increase in the gate-source current before failure happened during a shortcircuit test and relate this with tunneling current. However, a recent study [3] suggests that the Schottky emission may be the predominant phenomenon in this gate current increase.
This article provides the evolution of eff over a large temperature range (from 173 K to 523 K, with 25 K steps). This has not been studied before (only a few values were reported (see Table I ), with larger steps), and it is expected that these data will be helpful for better modeling of the FN current and, thus, for a more reliable oxide lifetime prediction.
II. METHODOLOGY AND RESULTS
All tests presented in this article have been performed on the commercial 4H-SiC N-MOSFETs C2M008012D [30] from Wolfspeed, based on planar technology [31] . b has been calculated using the model of the FN current density described in (4) . As introduced in Section I, it is expected that FN tunnel injection will be the governor mechanism [3] , [4] because of the oxide thickness and temperature range of this experiment.
Two sets of measurements have been run: C iss (input capacitance) and I G (gate current). In both cases, three pristine samples have been characterized (with drain and source terminals short-circuited) using a Keysight B1505A curve tracer. C iss characterization allows to obtain the main flat-band voltage depending on the temperature. This is used to extract the eff in the other three samples. To ensure good control of the temperature, the experiment has been performed in a cryostat, after a 10-min delay once the desired temperature has been reached. Fig. 3 shows the measured I G current over the temperature range. As expected, I G increases with temperature. This behavior is caused by a decrease of the SiC/SiO 2 barrier height, in agreement with the FN current expression [see (2) ].
The measured capacitance C iss is depicted in Fig. 4 . As temperature increases, the threshold voltage of the transistors is lowered and the input capacitance C iss reaches the oxide capacitance C ox (inversion regime) value for a lower voltage. Also noticeable is the shape of the curve near the flat-band voltage (≈−6 V), which exhibits a "kink" that disappears as temperature increases. These features ("kink" and plateau) may be related to the geometrical structure of the vertical power MOSFET, which differs from the lateral MOSFET considered in microelectronics. However, the most important characteristic of this study is the shift of the capacitance curve between the accumulation and depletion regions, i.e., the shift of the flat-band voltage V fb .
This feature is important because a change in V fb results in a change in the oxide electric field [see (7) ] [32, Ch. 5, p. 166] where F ox is the oxide electric field and ψ s is the surface potential. The surface potential has been assumed to be equal to the band gap of the SiC (3.25 eV) since for high inversion conditions, the Fermi level at the interface reaches the conduction band. Once it reaches the conduction band, no matter how much we increase the gate bias, the surface potential changes very slowly as any additional charge in the channel has little effect on the Fermi level. Increasing the bias voltage will, thus, only increase the electric field in the oxide until it breaks down. Fig. 5 shows the evolution of V fb versus temperature, as extracted from the capacitance curves. The extraction methods to obtain the flat-band voltage are largely described in the literature [4] , [33] . In this study, the method described in Saks et al. [33] was employed as some device parameters are not given by its manufacturer. The value of the flatband voltage has been extracted at 2 nF (constant capacitance method), which corresponds to the capacitance value at the threshold voltage at room temperature. (4)]. A good fit is achieved for an oxide thickness of 53.2 nm. NB: a 100-nA current compliance was set to limit aging of the device, and a parallel leakage resistance was considered to model the leakage current at the lower electric fields.
To calculate the FN current density ( J FN ), only the oxide thickness t ox is unknown. However, to obtain the FN current (I FN = J FN · S), the gate oxide surface is also required. For an ideal, parallel-plate, MOS capacitor, the relation between the surface (S) and the oxide capacity (C ox ) is the following:
where and 0 are the relative permittivity (3.9 for SiO 2 ) and the vacuum permittivity (8.8541 × 10 −12 F m −1 ), respectively.
As it is known [30] that C rss (reverse transfer capacitance) is about 100 times lower than C iss (input capacitance) at 30 V, we can assume the following for conditions of strong inversion:
Then, (4)-(9) can be recombined, leading to
with a strong inversion C iss ≈ 2.3 nF. At this point, all the parameters involved in I FN have been extracted or are known, except t ox , which can then be estimated by matching the theoretical FN current with the measured current I G . This has been realized with the measurement of "Sample 1 " at 423 K, assuming a eff = 2.83 eV, as reported by Wolfspeed researchers on similar devices [13] . A good fitting is obtained for t ox = 53.2 nm, as can be observed in Fig. 6 . It is noticeable that t ox value is consistent with the typical gate oxide thickness reported in the literature [23] , [34] , [35] for 1200 V SiC MOSFETs (≈50 nm). The determination of t ox from the measurements at 423 K, then, allows to estimate the effective barrier height evolution with temperature eff (T), fitting the different measurements with the FN current calculation, as all other parameters are Table I ).
known. The resulting values are presented in Fig. 7 , which highlights the temperature dependence of eff versus temperature for three different samples. The data are summarized in Table I , together with the main values presented in the literature [11] , [13] , [14] , [19] . Obtained results show a low dispersion. The most plausible explanation is related to errors/uncertainties in the oxide thickness and surface estimation, as well as the deviation of these parameters among samples.
III. DISCUSSION
It can be observed that eff values are slightly above the theoretical ones. As this agrees with the reference article from Wolfspeed [13] , in which the thickness and the surface area of the samples are known to the authors, the most plausible explanation for these higher eff values is the uncertainties on many parameters, such as surface area, oxide thickness, or on effective mass of the oxide. Notice that other authors have also reported [12] , [36] higher eff (≈2.79 eV) than the theoretical one.
The existence of PF conduction has been investigated since other groups [9] have reported that for temperatures above 300 K, this phenomenon becomes the predominant conduction mechanism. In the case where PF would dominate current transport, one can deduce from (6) that ln( J PF /F ox ) would be a linear function of √ F ox [37] ln(
Upon verification, the slope parameter m(T) of (11) extracted from measurements (not presented here for the sake of brevity) does not fit the theoretical values in the range of 173 K-523 K. Thus, PF conduction has been ruled out in this study. Please note that this finding is not in contradiction with [9] , for which no postoxidation annealing is mentioned. On the contrary, with commercial devices, nitric oxide postoxidation annealing (NO-POA) is the standard procedure in order to lower the density of defects in the oxide near the SiC/SiO 2 interface and enhance the channel mobility [38] . This may increase the distance of the nearest traps from the interface and make it less probable for the electrons to tunnel into and cause PF conduction.
The behavior of eff shows an almost constant decrease rate for temperatures comprised between 323 K and 473 K (≈−0.72 meV/K −1 ). This temperature dependence increases for higher temperatures, with rates (≈−1.13 meV/K −1 ) above 473 K. For lower temperatures, eff temperature dependence is slightly weaker (≈−0.55 meV/K −1 ).
These variations are consistent with the theoretical value (−0.7 meV/K −1 ) calculated in [39] . Furthermore, Fiorenza et al. [40] calculated the temperature dependence of eff using a deposited oxide and compared it to published results obtained on thermal oxides. Their results show that the thermal oxides usually exhibit a higher decrease rate of eff (T). This indicates that the devices under study here have a good quality deposited oxide.
The faster decrease of eff above 473 K remains qualitatively consistent with results presented in another publication [19] , which indicates a larger decrease of the barrier height at high temperature (≈−2 meV/K −1 above 473 K). It has been largely discussed [10] , [14] , [19] that this can limit the use of SiC at high temperature, as it would require to limit the oxide electric field to ensure reliability. As a result, the ON-state resistance of the MOSFET [14] would increase. However, it is noticeable that since the publication of previous studies [10] , [14] in 1997 and 2000, the quality of the oxide interface has improved significantly, minimizing interface states and leading to eff values much closer to the theoretical ones. Now, we can state that oxide quality continues to improve, minimizing this ratio and getting closer to the theoretical one. For better confidence, the error introduced by the temperature dependence of the effective masses should be studied further, as it has not been taken into account here.
IV. CONCLUSION
This article provides eff (effective barrier height) values for a wide temperature range, from 173 K to 523 K, for the 4H-SiC/SiO 2 interface (using Wolfspeed C2M008012D MOSFETs).
These values are close to the theoretical ones, indicating that the oxide layer in these devices is of good quality, with few interface defects. A decrease rate of ≈−0.7 meVK −1 has been observed up to 473 K. Above this temperature, eff tends to decrease faster, up to ≈−1.4 meV/K −1 . This phenomenon requires further analysis (including effective masses temperature dependence) because it may cause an acceleration of the oxide degradation, affecting the expected lifetime of the oxide.
Regarding SiC power MOSFET devices, these values will allow better modeling of their gate current with respect to temperature as well as the charge injected into the oxide. Next studies should focus on: 1) the evolution of eff for higher temperatures and if this could affect reliability models and 2) on FN tunneling and the Schottky emission in the cases where a high amount of power is dissipated in MOSFET devices (such as short-circuit or avalanche events).
These data can be valuable for power electronics applications, especially on the aeronautic and spatial domains, where devices can operate in a wide temperature range.
